

NASA CASE NO. MFS-25,670-1

PRINT FIGURE 1

NOTICE

The invention disclosed in this document resulted from research in aeronautical and space activities performed under programs of the National Aeronautics and Space Administration. The invention is owned by NASA and is, therefore, available for licensing in accordance with the NASA Patent Licensing Regulation (14 Code of Federal Regulations 1245.2).

To encourage commercial utilization of NASA-owned inventions, it is NASA policy to grant licenses to commercial concerns. Although NASA encourages nonexclusive licensing to promote competition and achieve the widest possible utilization, NASA will consider the granting of a limited exclusive license, pursuant to the NASA Patent Licensing Regulations, when such a license will provide the necessary incentive to the licensee to achieve early practical application of the invention.

Address inquiries and all applications for license for this invention to NASA Patent Counsel, Marshall Space Flight Center, Mail Code CCO1, Huntsville, AL 35812. Approved NASA forms for application for nonexclusive or exclusive license are available from the above address.

MSFC

(NASA-Case-MFS-15670-1)	METHOD FOR	N82-33634
SEQUENTIALLY PROCESSING A MULTI-LEVEL		
INTERCONNECT CIRCUIT IN A VACUUM CHAMBER		
Patent Application (NASA)	16 p	Unclas
HC A02/MF A01	CSCI 09C G3/33	27542

METHOD FOR SEQUENTIALLY PROCESSING A
MULTI-LEVEL INTERCONNECT CIRCUIT IN A VACUUM CHAMBER

Origin of the Invention

The invention described herein was made in
5 performance of work under a NASA Contract, and is
subject to the provisions of Section 305 of the
National Aeronautics and Space Act of 1958, Public Law
85-568 (72 Stat. 435, 42 U.S.C. 2457)

Background of the Invention

10 The invention relates to the processing of
wafer devices to form multi-level interconnects for
micro-electronic circuits. Typically, the processing
of a monolithic integrated circuit includes the step of
etching the wafer, removing the photo resist, back
15 sputtering the entire wafer, and then depositing the
next layer of interconnect material. Heretofore, the
surface cleaning and deposition of the next level of
interconnect material have been done in a vacuum
chamber while the initial etching step and the photo
20 resist removal steps are done in separate processes and
separate vacuum chambers. However, the problem exists
that when the wafer is removed from the separate vacuum
chambers for the next step in the process, the wafer
comes in contact with the atmosphere which causes
25 problems in oxidation in the first level of
interconnect. Furthermore, contamination problems
occur when the wafer is exposed to the atmosphere.
Particulate matter from the atmosphere will deposit on
the surface of the wafer. This particulate matter that
30 has deposited on the surface of the wafer may lead to
discontinuities and/or shorts in the next level of
interconnect after it has been deposited and defined.

In addition, the processing of integrated
circuits in sparate steps in separate apparatus
35 requires additional pieces of equipment. It is a
longer process because now each process must go

through an individual vacuum pump down sequence and bringing back to the normal pressure and then a transfer of the wafers from one piece of equipment to the next and then sequencing through the vacuum system again. Additional time is involved and additional equipment is necessary since each one of these steps must have its own distinct piece of equipment and distinct vacuum chamber associated with it.

Accordingly, an important object of the present invention is to provide a method and system wherein sequential processing of multi-level interconnects in microelectronic circuits may be had without exposing the wafer to the atmosphere during the process.

Still another important object of the present invention is to provide a method and system for processing multi-level interconnects for microelectronic circuits in which the density of the circuit is improved.

Still another important object of the present invention is to provide a method and system for the processing of multi-level interconnects for microelectronic circuits which increases the cleanliness of the wafer and the circuitry being formed thereon in the process to increase the reliability thereof.

Summary of the Invention

The above objectives are accomplished

according to the present invention by providing an apparatus and method whereby the sequential steps of etching the via, removing the photo resist pattern, back sputtering the entire wafer surface to clean the surface, and depositing the next layer of interconnect material are carried out sequentially under common vacuum conditions without exposure to atmospheric conditions during processing. Consistency in the sputtering and depositing processes are achieved by rotating each wafer device under the sputtering guns an average time period.

Since the wafer devices are not subjected to the environment and pick up the particulate matter that is there, a gain in reliability is achieved because disruption of the interconnect patterns by the particulate matter is not present, and secondly, with the particulate matter eliminated fine line geometry in extremely fine patterns is made possible. This means that the overall size of the microelectronic device is reduced facilitating miniaturization.

Brief Description of the Drawings

The construction designed to carry out the invention will be hereinafter described, together with other features thereof.

The invention will be more readily understood from a reading of the following specification and by reference to the accompanying drawings forming a part thereof, wherein an example of the invention is shown and wherein:

Figure 1 is a schematic view of apparatus for sequentially processing of multi-level interconnections for micro-electronic circuits according to the invention;

5 Figure 2 is a plan view of the vacuum and wafer turntables of the apparatus of Figure 1;

 Figure 3 is a schematic illustration of a multi-level wafer device as processed according to the first step of the invention in a vacuum chamber
10 according to the invention;

 Figure 4 is a schematic illustration of a multi-level circuit device processed according to a second step in a vacuum chamber according to the invention;

15 Figure 5 is a schematic illustration of a multi-level circuit device processed according to a third step in a vacuum chamber according to the invention; and

 Figure 6 is a schematic illustration of a
20 multi-level circuit device in which the final interconnecting metal layer has been deposited to the device in a vacuum according to the invention.

Description of a Preferred Embodiment

Referring now in more detail to the

drawings, apparatus is illustrated for sequentially processing multi-level interconnections for microelectronics under continuous vacuum conditions which includes a vacuum system 10 having a vacuum chamber 12. The vacuum system 10 may be any suitable vacuum system such as an NRC 3176 vacuum system manufactured by The National Research Corporation of Newton, Mass. The system typically includes a vacuum pump and suitable controls 14 for pumping down and
10 evacuating the vacuum chamber 12. Inside the vacuum chamber is a vacuum chamber turntable 16 having a plurality of wafer turntables 18 carried thereon. The vacuum turntable 16 rotates in a direction indicated by an arrow and the individual wafer turntables 18 rotate
15 as indicated by an arrow. Each individual wafer turntable 18 supports a silicon wafer 20 for processing. The turntable 16 rotates each turntable 18 in axial sputtering alignment under each sputtering means to present and rotate the wafer device carried
20 thereon under each sputtering means an approximately equal amount of time. Any suitable drive arrangement may be utilized for rotating the various turntables at desired speeds and synchronizations.

Carried atop the vacuum chamber 12 is an RF sputtering system which includes an RF sputtering gun
25 24 driven by an RF power source 26. The sputtering gun 24 is arranged such that the gun magnet directs a plasma 27 toward the surface of the wafer 20 positioned on a turntable therebelow. The sputtering system
30 may be any suitable conventional sputtering system such as a HFS-500E Sloan RF sputtering system manufactured by the Varian Corporation of Palo Alto.

Ca. However, a preferred system is a Microtech 747,
three inch reactive ion milling system manufactured by
Veeco Instruments, Inc. of Arlington Heights, Illinois
due to its speed and ability to stop when the
5 insulating layer has been etched through to the metal
surface.

Carried on an opposing side of the vacuum
chamber 12 is a magnetron sputtering system which
includes a magnetron sputtering gun 28 and a
10 conventional target 30 for sputter deposition on the
surface of the wafer 20 therebelow. Connected to the
sputtering gun 28 is a magnetron sputtering power
source 32 for driving the sputtering gun 28.
Preferably, a D.C. magnetron sputtering system is
15 utilized at 28 and 32 such as a SPS-300 Sloan D.C.
magnetron sputtering system manufactured by The Varian
Corporation of Palo Alto, California. Thus, RF and
magnetron sputtering means are provided in operational
proximity in the vacuum chamber for continuous
20 sequential processing. The wafer and vacuum turntables
16, 18 in combination with the arrangement of
sputtering means provide processing of multiple
microelectronic circuit devices with uniformity and
reliability of circuitry.

Also connected to the vacuum chamber is a gas
25 inlet 34 to which a fluid line 36 is connected having
individual branches connected to a plurality of
individual gas sources for introduction to the vacuum
chamber at various steps in the process to be described
30 herein. At 38, a source of oxygen is provided.
At 40, a source of helium may be provided, at
42, a freon source may be provided, and at 44, a

source of argon gas may be provided. A flow meter 46 is provided in each branch line 48. A pressure regulator 50 is also connected in each branch line in series with the flow meter 46.

5 Having thus described components of a suitable basic system for carrying out the method of the present invention, a preferred method for sequentially processing multi-level interconnect
10 circuits on a silicon wafer device will now be described. The assembly and integration of the above described components into a single system for continuous processing under common vacuum conditions will be well within the skill of one in the art having been taught the invention herein.

15 In practice, a silicon wafer device 20 has been initially processed to the point of defining a via with a photo resist pattern 60 in a conventional manner (Figure 3). The device has been processed to define a boron doped P device 62 having a source 62a and a drain 62b as in a conventional MOS device. A
20 phosphorous doped N device 64 is formed having a source 64a and drain 64b in a lightly doped boron P well 66 all of which may be done according to known techniques of MOS devices. The initially processed
25 wafer device includes layers 68 and 70 of a suitable intermetal oxide as an insulator. The layer 68 includes an N channel gate oxide 68a and a P-channel gate oxide 68b. An aluminum/silicon layer 72 has initially been formed which may be a composite of
30 ninety-eight percent aluminum and two percent silicon.

Beginning now with the wafer device 20 as initially processed and defined as described above, the method for sequentially processing the wafer under continuous vacuum conditions to define a multi-level
5 circuit interconnect will be described.

Referring in detail to the drawings, the device of Figure 3 is processed in a first step of the invention by etching a via 74 utilizing the RF sputtering gun 24 in the vacuum chamber to etch the
10 via through the insulating oxide 70. The via is located over the area that is to be contacted by the new level of interconnect material to be subsequently deposited and provide the means whereby multi-level contact is achieved by the interconnect material. The
15 via is etched through the entire layer of the oxide metal 70. A preferred method of etching the via is by reactive ion etching since it is faster than ion milling and the etching will selectively stop when the metal surface at layer 72 is reached. During the RF
20 sputtering of the wafer device, a gas mixture of twenty-four percent freon, one percent oxygen, and seventy-five percent helium is introduced into the vacuum chamber. The plasma is directed magnetically at the wafer surface to provide the desired
25 directional etching action in any well known manner. After etching, chamber 12 is pumped down and the gas mixture removed.

In accordance with the second step of the invention, the remaining photo resist layer 60 is now
30 stripped from the wafer device by introducing oxygen into the chamber and utilizing the RF sputtering gun

to create an oxygen plasma which is directed onto the wafer. In so doing, aluminum oxide is developed at 76 at the bottom of the via 74 which must be removed. The oxygen gas is then evacuated from chamber 12.

5 In accordance with the third step of the invention, after the oxygen removed, argon is introduced into the vacuum chamber to take the place of the oxygen. The RF sputtering gun is energized to create an ionized argon plasma which is directed at
10 the wafer surface which will clean the entire surface and remove the aluminum oxide at the bottom of the via. This insures good contact between the interconnect. The plasma is then stopped after all of the aluminum oxide has been removed from the via and
15 the argon gas is removed from the system by the vacuum pump.

 In the fourth and final step the next level of interconnect material is deposited on the wafer while the wafer is continuously maintained in
20 the vacuum chamber 12. In this step, the RF sputtering power source is shut down and the power source for the DC magnetron sputtering system is cut on. In step 4, a layer 80 of interconnect material, such as 98% aluminum and 2% silicon, is deposited
25 through target 30 of the magnetron system onto the wafer device 20 whereby interconnect is made in the via 74 to connect the two intermetal layers 80 and 72.

 The wafer device 20 is now ready to be removed from the vacuum chamber. It will be noted
30 that the rotation of the wafer turntable 16 under the

center of the sputtering guns 24 and 28 assures that the individual wafer devices are under the center of the gun for the same average amount of time during sputtering and deposition to provide for consistency of etching and deposition of the final interconnect material. In this way, quality and uniformity in the deposition of the interconnect metal level is achieved. All four steps of the present invention are achieved by placing the wafer under a vacuum and processing the wafers in the same vacuum chamber until all four steps have been completed and before the wafers are subjected to the atmospheric conditions whereby better quality circuit contacts and functional devices are provided. Cost savings are achieved by reducing production costs and equipment costs.

While a preferred embodiment of the invention has been described using specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims.

ORIGINAL PAGE IS
OF POOR QUALITY




Fig. 1




Fig. 2

409,679
4090

ORIGINAL PAGE IS
OF POOR QUALITY




Fig. 3




Fig. 4




Fig. 5




Fig. 6

NASA CASE NO. MFS-25670
Marshall Space Flight Center

METHOD FOR SEQUENTIALLY PROCESSING A
MULTI-LEVEL INTERCONNECT CIRCUIT IN A
VACUUM CHAMBER

TECHNICAL ABSTRACT

This invention relates to processing of wafer devices to form multi-level interconnects for micro-electronic circuits.

The method is directed to performing the sequential steps of etching the via, removing the photo resist pattern, back sputtering the entire wafer surface and depositing the next layer of interconnect material under common vacuum conditions without exposure to atmospheric conditions. Apparatus for performing the method includes a vacuum system having a vacuum chamber 12 in which wafers 20 are processed on rotating turntables 16 and 18. The vacuum chamber is provided with an RF sputtering system 24 and a DC magnetron sputtering system 28. A gas inlet 34 is provided in the chamber for the introduction of various gases to the vacuum chamber and the creation of various gas plasma during the sputtering steps. The rotating turntables 16, 18 insure that the respective wafers are present under the sputtering guns for an average amount of time such that consistency in sputtering and deposition is achieved.

Novelty of the invention resides in continuous and sequential processing of the wafers in a common vacuum chamber without removal between steps. As a result, the adverse affects of exposure to atmospheric conditions are eliminated providing higher quality circuit contacts and functional device.

Inventors:	Donald E. Routh Gian C. Sharma
Employer	NASA-MSFC Sharma & Associates
Application S.N.:	409,679
Date Filed:	August 19, 1982

NASA CASE NO. MFS-25670
Marshall Space Flight Center

METHOD FOR SEQUENTIALLY PROCESSING A
MULTI-LEVEL INTERCONNECT CIRCUIT IN A
VACUUM CHAMBER

TECHNICAL ABSTRACT

This invention relates to processing of wafer devices to form multi-level interconnects for micro-electronic circuits.

The method is directed to performing the sequential steps of etching the via, removing the photo resist pattern, back sputtering the entire wafer surface and depositing the next layer of interconnect material under common vacuum conditions without exposure to atmospheric conditions. Apparatus for performing the method includes a vacuum system having a vacuum chamber 12 in which wafers 20 are processed on rotating turntables 16 and 18. The vacuum chamber is provided with an RF sputtering system 24 and a DC magnetron sputtering system 28. A gas inlet 34 is provided in the chamber for the introduction of various gases to the vacuum chamber and the creation of various gas plasma during the sputtering steps. The rotating turntables 16, 18 insure that the respective wafers are present under the sputtering guns for an average amount of time such that consistency in sputtering and deposition is achieved.

Novelty of the invention resides in continuous and sequential processing of the wafers in a common vacuum chamber without removal between steps. As a result, the adverse affects of exposure to atmospheric conditions are eliminated providing higher quality circuit contacts and functional device.

Inventors:	Donald E. Routh Gian C. Sharma
Employer	NASA-MSFC Sharma & Associates
Application S.N.:	409,679
Date Filed:	August 19, 1982

METHOD FOR SEQUENTIALLY PROCESSING A
MULTI-LEVEL INTERCONNECT CIRCUIT IN A VACUUM CHAMBER

ABSTRACT OF THE DISCLOSURE

Apparatus and method for sequentially
5 processing multi-level interconnections for
microelectronic circuits are disclosed which includes
a vacuum system having a vacuum chamber 12 in which
wafers 20 are processed on rotating turntables 16 and
18. The vacuum chamber is provided with an RF
10 sputtering system 24 and a DC magnetron sputtering
system 28. A gas inlet 34 is provided in the chamber
for the introduction of various gases to the vacuum
chamber and the creation of various gas plasma during
the sputtering steps. The rotating turntables 16, 18
15 insure that the respective wafers are present under
the sputtering guns for an average amount of time such
that consistency in sputtering and deposition is
achieved. By continuous and sequential processing of
the wafers in a common vacuum chamber without removal,
20 the adverse affects of exposure to atmospheric
conditions are eliminated providing higher quality
circuit contacts and functional device.